README.md edited online with Bitbucket
This commit is contained in:
parent
96790608c6
commit
1785a58941
@ -12,7 +12,7 @@ Highlights
|
||||
|
||||
* Pluggable Erasure Code backends - As of v1.1.x, liberasurecode supports the following backends:
|
||||
|
||||
- Native, software-only Erasure Coding implementation that supports a Reed-Solomon backend
|
||||
- 'liberasurecode_rs_vand' - Native, software-only Erasure Coding implementation that supports a Reed-Solomon backend
|
||||
- 'Jerasure' - Erasure Coding library that supports Reed-Solomon, Cauchy backends [1]
|
||||
- 'ISA-L' - Intel Storage Acceleration Library - SIMD accelerated Erasure Coding backends [2]
|
||||
- 'SHSS' - NTT Lab Japan's hybrid Erasure Coding backend [4]
|
||||
@ -420,4 +420,4 @@ References
|
||||
|
||||
[3] Greenan, Kevin M et al, "Flat XOR-based erasure codes in storage systems", http://www.kaymgee.com/Kevin_Greenan/Publications_files/greenan-msst10.pdf
|
||||
|
||||
[4] Kota Tsuyuzaki <tsuyuzaki.kota@lab.ntt.co.jp>, Ryuta Kon <kon.ryuta@po.ntts.co.jp>, "NTT SHSS Erasure Coding backend"
|
||||
[4] Kota Tsuyuzaki <tsuyuzaki.kota@lab.ntt.co.jp>, Ryuta Kon <kon.ryuta@po.ntts.co.jp>, "NTT SHSS Erasure Coding backend"
|
Loading…
Reference in New Issue
Block a user