8f404ea66cac31b9b3c02342a94c6a7a3e8cdf8a
In some uncommon cases, after disabling GNSS, the CGU information shows
the hardware state unstable for over 20 minutes. GNSS-1PPS and DPLL
status cycles through several states until stabilizing. During this
time, If the clock class is 6 and DPLL moves to freerun, collectd will
wrongly change the clock class to 248 but leave clockAccuracy,
offsetScaledLogVariance, timeSource, timeTraceable and
frequencyTraceable with the previous values.
This commit improves this situation with 3 fixes:
1. When changing the clock class to 248 when DPLL is in freerun, set
other GM variables accordingly
2. During collectd cycle, read CGU only once per PCI address
3. Fix clock class moving to 248 and back when restarting collectd
Test Plan:
PASS: ensure GM variables are correct when going from clock class 6 to
248 (freerun)
PASS: ensure CGU is read once per PCI address
PASS: ensure clock class does not change when restarting collectd
Closes-Bug: 2084933
Change-Id: Iad43b883938a5cc7218c1a53a6318ff23cd77cfe
Signed-off-by: Caio Bruchert <caio.bruchert@windriver.com>
Description
StarlingX system monitoring and repoting tools
Languages
Python
85.4%
Perl
13.9%
Makefile
0.6%
Shell
0.1%