79d8be6c5f
* BugFix: FakeDirver put RC FPGA error
11 lines
396 B
Plaintext
11 lines
396 B
Plaintext
Code-Review+2: Xinran WANG <xin-ran.wang@intel.com>
|
|
Code-Review+1: zhurong <aaronzhu1121@gmail.com>
|
|
Code-Review+2: Sundar Nadathur <sundar.nadathur@intel.com>
|
|
Workflow+1: Sundar Nadathur <sundar.nadathur@intel.com>
|
|
Verified+2: Zuul
|
|
Submitted-by: Zuul
|
|
Submitted-at: Tue, 26 Nov 2019 00:21:47 +0000
|
|
Reviewed-on: https://review.opendev.org/695644
|
|
Project: openstack/cyborg
|
|
Branch: refs/heads/master
|